

# Design for Testability of Software-Based Self-Test for Processors

Masato NAKAZATO  
Computer Design and Test Lab.

3rd COE Technical Presentation

# Outline

- Background
- Software-Based Self-Test
- Error Masking
- The Proposed Method
- Experiment
- Conclusion


2006/06/22

3rd COE Technical Presentation

2

## Importance of VLSI Testing

- **Ubiquitous computing**
  - Various tasks are performed *anytime* and *anywhere*



- **Testing of VLSI circuits**
  - Essential technology to realize **dependable ubiquitous systems**


2006/06/22

3rd COE Technical Presentation

3

## Processor Testing

- Processor Testing
  - Check whether faults exist or not
- Test generation
  - Generating test sequence which output sequences are different between non-faulty and faulty processors




2006/06/22

3rd COE Technical Presentation

4

## Design for Testability for Processors



The test generation for processors is too difficult

- Design for Testability (DFT)
  - Adding the extra hardware to circuits in order to ease a test
  - In general, full-scan approach is utilized
- Disadvantage
  - Hardware overhead
  - Delay overhead
  - Extra power consumption for a test

2006/06/22


3rd COE Technical Presentation

5

## Software-Based Self-Test (SBST)

[Lai, 01], [Chen, 03], [Kambe, 04]

- Testing a processor by executing a sequence of instructions called a **test program**
- At-speed testing
  - Testing processors at the normal operational speed
- No extra power consumption for a test




2006/06/22

3rd COE Technical Presentation

6

# Processor Model



CM : Combinational Module  
SM : Sequential Module

- Synthesize with preserving the hierarchy of the module
- Register Transfer Level (RTL) description
  - Module
    - Combinational or sequential module
  - Register
  - RTL signal
    - A signal with some bitwidth which connect the modules
  - Bus
    - Tri-state bus

# Test Program Synthesis using Test Program Templates (1/2)


[Chen, 03], [Kambe, 04]

## • Test program template


- A sequence of instructions with unspecified operands
- A data flow under the fault-free processor
  - Propagate test patterns to the module under test (MUT)
  - Apply test patterns to the MUT
  - Observe test responses to the memory

LHI	op2, op1
ADD.I	op4, op2, op3
LHI	op6, op5
ADD.I	op8, op6, op7
LHI	op10, op9
ADD.I	op12, op10, op11
LHI	op14, op13
ADD.I	op16, op14, op15
LW	op17, op8(op4)
ADD	op18, op16, op12
SUB	op19, op20, op21
LHI	op23, op22
ADD.I	op25, op23, op24
LHI	op27, op26
ADD.I	op29, op27, op28
SW	op19, op25(op29)


# Test Program Synthesis using Test Program Templates (2/2)



# Test Program Execution



# Test Program Execution



# Error Masking

- When synthesizing the test program,
  - the behavior under the faulty processor is not taken into consideration
    - The behavior under the faulty processor is different from that under the fault-free processor
    - Justifying test patterns and observing test responses are not guaranteed

## • Error masking

Some faults detected in the MUT test generation may *not be detected by the test program* synthesized from the test

