

Efficient Test Program Generation for Software-Based Self-Test of Pipeline Processors

Masato NAKAZATO
Computer Design and Test Lab.


Outline

- Background
- The Proposed Method
- Experimental Results
- Conclusion and Future Works

Importance of VLSI testing

- **Ubiquitous computing**

- Various tasks are performed *anytime* and *anywhere*



- **Testing of VLSI circuits**

- Essential technology to realize **dependable ubiquitous systems**


Microprocessor Testing

- Microprocessor Testing


- Check whether faults exist or not

- Test generation

- Generating test sequence which output sequences are different between non-faulty and faulty processors



Design for Testability for Microprocessors



The complexity of test generation for microprocessors is too difficult

- Design for Testability (DFT)

- Adding the extra hardware to circuits in order to ease a test

- Disadvantage

- Hardware overhead
- Delay overhead
- Extra power consumption for a test

The Proposed Method


- Efficient test program generation for *Software-Based Self-Test* of pipeline processors

- Generating the test program based on the *hierarchical test generation*

- Advantages


- A high quality test
- No hardware and delay overhead
- No extra power consumption for test

Software-Based Self-Test (SBST)




Hierarchical Test Generation

- Gate level:
 - test generation for module under test (MUT) with constraints
- Instruction level:
 - Justification of test patterns from primary inputs (PIs) to the MUT
 - Propagation of test responses to primary output (POs)




Outline of Test Program Synthesis



Test Program Template


- An instruction sequence with unspecified operands

- Interface justification sequence
 - Justify value of MUT inputs
- Test sequence
 - Apply a test pattern to MUT
- Interface observation sequence
 - Observe value of MUT outputs




Adjacent Register of MUTs

- Adjacent Register
 - Connecting to inputs or outputs of a MUT directly or indirectly through combinational circuits




Selecting a test instruction (1/2)

- Applying a test pattern to a MUT
 - Execute instructions for applying a test pattern



Selecting a test instruction (2/2)

- Applying a test pattern to a MUT
 - Execute instructions for applying a test pattern



```


Test program template
1. LHI <loc1>, <x1>
2. ADD.I <loc3>, <loc2>, <x2>
3. LHI <loc4>, <x3>
4. ADD.I <loc6>, <loc5>, <x4>
5. LHI <loc7>, <x3>
6. ADD.I <loc8>, <loc7>, <x4>
7. ADD <loc9>, <loc6>, <loc3>
8. LW <loc10>, <loc8>, <loc6>
9. SUB <loc11>, <loc3>, <loc8>
10. LHI <loc12>, <x5>
11. ADD.I <loc13>, <loc12>, <x6>
12. LHI <loc14>, <x7>
13. ADD.I <loc15>, <loc14>, <x7>
14. SW <loc15>(<loc13>), <loc11>
    
```

2006/01/26

13

Interface Justification Sequence

- Find instruction sequences to set operand values of a test instruction from main memory



```


Test program template
1. LHI <loc1>, <x1>
2. ADD.I <loc3>, <loc2>, <x2>
3. LHI <loc4>, <x3>
4. ADD.I <loc6>, <loc5>, <x4>
5. ADD <loc7>, <loc8>, <loc9>
6. LHI <loc10>, <x5>
7. ADD.I <loc11>, <loc12>, <x6>
8. LHI <loc13>, <x7>
9. ADD.I <loc14>, <loc15>, <x7>
10. SW <loc14>(<loc11>), <loc7>
    
```

2006/01/26

14

Interface Observation Sequence

- Find instruction sequence to propagate the results of the test instructions to main memory



```

Test program template
1. LHI <loc1>, <x1>
2. ADD.I <loc3>, <loc2>, <x2>
3. LHI <loc4>, <x3>
4. ADD.I <loc6>, <loc5>, <x4>
5. ADD <loc7>, <loc8>, <loc9>
6. LHI <loc10>, <x5>
7. ADD.I <loc11>, <loc12>, <x6>
8. LHI <loc13>, <x7>
9. ADD.I <loc14>, <loc15>, <x7>
10. SW <loc14>(<loc11>), <loc7>
    
```

2006/01/26

15

Experimental Results

- We utilize a pipeline version of DLX processor
 - Target modules : ALU and FU
 - Target fault : Single stuck-at-fault

Module	# Faults	# Test program templates	Fault efficiency (%)
ALU	8546	11	98.81
FU	838	102	83.65

- The proposed method achieved high fault efficiency for ALU and FU

2006/01/26

16

Conclusion and Future Work

- Conclusion :
 - We proposed the efficient test program generation for *Software-Based Self-Test (SBST)* of pipeline processors
 - Generating a high quality test based on the *hierarchical test generation*
- Future Works :
 - We consider Design for Testability for SBST in order to further improve the fault efficiency

2006/01/26

17