### Design for Partially Strong Testability of RTL Data Paths to Guarantee Complete Fault Efficiency

Hiroyuki Iwata

Computer Design & Test Laboratory





















ADD

REG

10

## **Experiments**

13

17



## Hardware overheads

|          | Hardware overhead [%] |     |     |  |  |
|----------|-----------------------|-----|-----|--|--|
| Circuits | FS                    | ST  | PST |  |  |
| GCD      | 16.5                  | 3.8 | 0.0 |  |  |
| LWF      | 20.4                  | 9.6 | 0.0 |  |  |
| JWF      | 18.5                  | 3.1 | 0.0 |  |  |
| Paulin   | 9.0                   | 3.5 | 1.8 |  |  |
| Tseng    | 10.5                  | 8.4 | 2.4 |  |  |
| RISC     | 16.9                  | 4.3 | 0.0 |  |  |
| MPEG     | 14.0                  | 8.0 | 0.8 |  |  |
|          |                       |     |     |  |  |

| Test generation results(1/2) |                      |        |        |                            |          |       |       |       |
|------------------------------|----------------------|--------|--------|----------------------------|----------|-------|-------|-------|
|                              | Fault efficiency [%] |        |        | Test generation time [sec] |          |       |       |       |
| Circuits                     | ORG                  | FS     | ST     | PST                        | ORG      | FS    | ST    | PST   |
| GCD                          | 100.00               | 100.00 | 100.00 | 100.00                     | 3.18     | 0.20  | 0.83  | 0.39  |
| LWF                          | 100.00               | 100.00 | 100.00 | 100.00                     | 0.33     | 0.21  | 0.62  | 0.24  |
| JWF                          | 100.00               | 100.00 | 100.00 | 100.00                     | 3.63     | 0.60  | 0.62  | 1.74  |
| Paulin                       | 99.23                | 100.00 | 100.00 | 100.00                     | 297.50   | 0.83  | 0.86  | 4.69  |
| Tseng                        | 99.01                | 100.00 | 100.00 | 100.00                     | 703.90   | 0.34  | 1.08  | 0.87  |
| RISC                         | 99.37                | 100.00 | 100.00 | 100.00                     | 12210.81 | 55.17 | 76.56 | 60.02 |
| MPEG                         | 88.30                | 100.00 | 100.00 | 100.00                     | 68947.90 | 1.84  | 1.18  | 13.34 |
|                              |                      |        |        |                            |          |       |       | 15    |

# Test generation results(2/2)

|          | Test application time [clock] |        |        |      |  |  |
|----------|-------------------------------|--------|--------|------|--|--|
| Circuits | ORG                           | FS     | ST     | PST  |  |  |
| GCD      | 133                           | 2351   | 387    | 197  |  |  |
| LWF      | 56                            | 2674   | 250    | 70   |  |  |
| JWF      | 244                           | 14849  | 769    | 608  |  |  |
| Paulin   | 147                           | 2824   | 875    | 526  |  |  |
| Tseng    | 590                           | 4752   | 633    | 523  |  |  |
| Risc     | 2271                          | 621284 | 5520   | 3420 |  |  |
| Mpeg     | 1216                          | 185183 | 107359 | 8448 |  |  |
|          | •                             |        |        |      |  |  |

## Summary

- Design for Partially Strong Testability of RTL Data Paths
  - 100% fault efficiency
  - At speed testing
  - Lower hardware overhead compared to strong testable method
  - Shorter test application time compared to strong testable method

#### Future works

DFT method for the whole RTL circuit including a controller